Upgraded circuit generation
This commit is contained in:
@@ -37,6 +37,20 @@ logikraft.components = {
|
||||
left = {nil,nil,nil,nil,nil,"in_3","in_2","in_1"},
|
||||
right = {"out_8","out_7","out_6","out_5","out_4","out_3","out_2","out_1"}
|
||||
}
|
||||
},
|
||||
["input"] = {
|
||||
width = 1,
|
||||
height = 1,
|
||||
ports = {
|
||||
right = {"out"}
|
||||
}
|
||||
},
|
||||
["output"] = {
|
||||
width = 1,
|
||||
height = 1,
|
||||
ports = {
|
||||
left = {"in"}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
@@ -1,11 +0,0 @@
|
||||
minetest.register_node("logikraft:inputBlock", {
|
||||
description = "Input Block",
|
||||
tiles = {"input_block.png"},
|
||||
groups = {circuitry = 1,dig_immediate = 3}
|
||||
})
|
||||
|
||||
minetest.register_node("logikraft:outputBlock", {
|
||||
description = "Output Block",
|
||||
tiles = {"output_block.png"},
|
||||
groups = {circuitry = 1,dig_immediate = 3}
|
||||
})
|
||||
|
||||
Reference in New Issue
Block a user